his article presents t h e s i m p l i f i e d charge-based EnzKrummenacher-Vittoz ( E K V ) [11] m et a loxide-semiconductor field-effect transistor (MOSFET) model and shows that it can be used for advanced complementary metal-oxide-semiconductor (CMOS) processes despite its very few parameters. The concept of an inversion coefficient (IC ) is first introduced as an essential design para meter that replaces the overdrive voltage V V 0 G T -and spans the entire range of operating points from weak via moderate to strong inversion (SI), including the effect of velocity saturation (VS). The simplified model in saturation is then presented and validated for different 40-and 28-nm bulk CMOS processes. A very simple expression of the normalized transconductance in saturation, valid from weak to SI and requiring only the VS parameter , devices, the Internet of Things has become the primary driver for the design of low-power analog and radiofrequency (RF) circuits [1] . The implementation of increasingly complex functions under highly constrained power and area budgets, while circumventing the challenges posed by modern device technologies, makes the analog/RF design exercise ever more challenging. The designer often needs to make optimum choices to achieve the required gain, current efficiency, bandwidth, linearity, and noise performance [2] , [3] . To this purpose, he often starts his new design using simple transistor models to explore the design space and identify the region offering the best tradeoff before finetuning his design by running more accurate simulations using the full fetched compact model available in the design kit [4] , [5] . This task has been made more difficult in advanced CMOS technologies due to the down-scaling of CMOS processes and the reduction of the supply voltage, which has progressively pushed the operating point from the traditional SI region toward moderate (MI) and even weak inversion (WI), where the simple quadratic model is obviously no more valid [6] , [7] . This has led to an increased interest in the concept of IC as the main design parameter replacing the overdrive voltage even for advanced technologies [8] , [9] .
This article presents the simplified EKV transistor model in saturation since, except for switches, most transistors in CMOS analog circuits are biased in saturation. The article is split in two parts: the first part introduces the simplified EKV model in saturation and shows that it can be used even for advanced bulk CMOS technologies. The second part of the article, to be published in an upcoming issue of IEEE Solid-State Circuits Magazine, will show how the inversion coefficient can be used as the main design parameter to describe various FoMs to explore basic tradeoffs faced in analog and RF design.
The Concept of Inversion Coefficient

Definition
The inversion coefficient IC is a measure of the inversion level in the channel of a single MOSFET and is defined as [10] | ,
where the normalizing factor Ispec is called the specific current and is defined as [10] · ,
where W and L are the width and length of the transistor, n is the slope factor, 0 n is the low field mobility in the channel region, Cox the oxide capacitance per unit area, and / U kT q T _ is the thermodynamic voltage. In a given technology, the specific currents per square Ispec4 , one for each transistor type (n-and p-channel), are the most fundamental parameters for the designer.
Using ,
IC the different regions of operation of a MOSFET can be classified as illustrated in Figure 1 
The specific current has originally been defined in [11] It corresponds to the drain current for which the long-channel SI asymptote / IC 1 crosses the WI asymptote, which turns out to be equal to unity as shown in Figure 2 .
The specific current I spec can actually be extracted for a given technology and transistor type using the circuit shown in Figure 3 [12] , [13] . This circuit is based on the Vittoz current reference represented by transistors M1-M4, where the original resistor is replaced by M6 [14] . M1 and M2 are biased in WI and saturation, whereas M6 and M7 in SI (M6 in the linear region and M7 in saturation). Assuming that A 1 & , it can be shown that the bias current Ib is proportional to Ispec6 and Ispec7
where
. This circuit allows the inversion coefficient of any n-channel transistor to be precisely set independently of the value of the threshold voltage from the reference transistor. Indeed, any n-channel transistor Mx can be operated at a given inversion factor ICx by means of a weighted copy of current Ib . For a transistor Mx that has to be biased in WI, it is best to use transistor M1 as a reference transistor whereas M7 should be used as reference transistor for biasing a transistor in SI. The drain current of transistor Mx is then N times the bias current I N I ·
This circuit is therefore ideal for migrating circuits from one technology to another with a minimum of redesign. Note that another current reference is needed for extracting the specific current for p-channel transistors.
The Simplified EKV MOSFET Model
The Large-Signal dc Model
The drain current in saturation normalized to the specific current, which actually corresponds to IC defined earlier, is given by [15] , [16] 
and scales inversely proportional to the transistor length L. c m actually corresponds to the fraction of the channel in which the carrier drift velocity reaches the saturated velocity vsat over a portion of the channel length Lsat defined as
The normalized source charge qs is related to the terminal voltages by [10] 
where V V P S -is the saturation voltage for a long-channel transistor (i.e., without VS),
, -is the pinch-off voltage, and VS is the source-to-bulk voltage. Note that, in the EKV model, all the terminal voltages are referred to the local substrate instead of the source terminal to preserve the symmetry of the device in the model [10] .
The normalized saturation voltage can be expressed in terms of the inversion coefficient IC by solving (6) for qs leading to
and using (10) in (9) . Unfortunately, (9) cannot be inverted to express IC in terms of V V P S -and hence of the terminal voltages.
This simplified charge-based model only requires four parameters to fit the I V D G -transfer characteristic: the slope factor n , the specific current per square Ispec4, the threshold voltage , VT0 and the VS parameter Lsat. The methodology to extract these parameters from measured data is explained in the section "Parameter Extraction." Typical values for these parameters for a 28-nm bulk CMOS process are given in Table 1 .
The The designer often needs to make optimum choices to achieve the required gain, current efficiency, bandwidth, linearity, and noise performance. and compared to measurements made on wide and minimal length transistors from three different processes, a 40-nm and two different 28-nm bulk CMOS processes. Although the drain current is measured from sweeping the gate voltage, the simplified EKV model is calculated from the measured current by first normalizing it to the specific current for each transistor to get the inversion coefficients, from which the overdrive voltages are computed using (10) and (9). Despite the very few number of parameters, the simple model fits the measurements very well over more than six decades of current. m . In other words, the four parameters almost fully characterize the technology at least for the transfer characteristics in saturation and in the regions of operation used for analog circuit design.
The large-signal output characteristic in the saturation region has always been the most difficult part to model due to a combination of several effects including VS, channel length modulation (CLM) and DIBL. Figure 5 shows the inversion coefficient versus the drain voltage for different overdrive voltages measured on a large and minimal length transistor from a 28-nm process. It shows that the current can be approximated in saturation by a simple linear characteristics
where V M is the CLM (or Early) voltage and Gds is the output conductance that corresponds to the slope and is discussed further in the next section. (Note that even though the parameter V M is called the CLM voltage, it actually embeds all of the effects, including VS and DIBL, which is actually dominant in WI.)
The Small-Signal dc Model
The most important small-signal parameter is without doubt the gate The normalized source transconductance in saturation gms can be expressed in terms of IC as [4] , [15] ( ) 
gms is plotted versus IC in Figure 6 and favorably compares to measurements obtained from the derivative of the characteristics shown in Fig The inverse of the VS parameter c m is therefore a key parameter since it gives the maximum normalized transconductance that can be achieved for a short-channel device in a given technology.
The other key dc small-signal parameter is the output conductance Gds which, together with the transconductance, defines the intrinsic (or self) gain / G Gds m . As mentioned previous ly, the output conductance is the result of several physical effects including VS, CLM, and DIBL. In advanced shortchannel devices biased in MI or WI, DIBL is the dominant effect. The latter is defined as the variation of the threshold voltage with respect to the applied drain-to-source voltage, i.e., / V V T DS 2 2 and can be modeled as [17] [18] [19] ,
where the parameter
accounts for DIBL and depends on L and VS [18] , [19] . The output conductance can then be written as [20] , 
The normalized output conductance versus IC given by (16) is plotted in Figure 7 and compared to measurements made on a long and short transistor from a 28-nm CMOS process. Figure 7 shows that the model fits very well the measured data over more than five decades of current despite its simplicity.
The Transconductance Efficiency G m /I D
The transconductance efficiency / , G I m D
sometimes also called the current efficiency, is one of the most important FoMs for low-power analog circuit design. It is a measure of how much transconductance is produced for a given bias current and is a function of IC . As will be shown in the second part of this article, the transconductance efficiency (or its inverse) appears in many expressions related to the optimization of analog circuits. In normalized form, the transconductance efficiency is defined as the actual transconductance obtained at a given IC with respect to the maximum transconductance /( The transconductance efficiency, sometimes also called the current efficiency, is one of the most important FoMs for low-power analog circuit design.
The expression in (17) , which is continuous from WI to SI and includes the effect of VS, is plotted in Figure 2 . is plotted versus IC as in Figure 2 . As shown in Figure 4 , for shortchannel devices subject to VS, the drain current in SI becomes a linear function of the gate voltage, independent of the transistor length. Hence, the transconductance becomes independent of the current and length. Since Gm becomes independent of ID , = ) in WI, since short-channel effects (SCEs), including VS, have the same effect on Gm than on ID simply because Gm is proportional to ID in WI. As shown in Figure 2 , the inversion coefficient for which the SI asymptote of a short-channel device crosses the horizontal unity line is equal to / 1 c m . As discussed in the next section, this is how the parameter c m is extracted from measurements on a short-channel device.
The normalized transconductance efficiency given by (17) is com pared to measurements in Figure 8 
From (18), we can deduce that the highest output conductance for a given current is reached in WI and is equal to /( ).
We can then normalize the output conductance to G max dsfor the normalized output conductance to reach unity in WI 
Equation (19) is plotted in Figure 9 and compared to measurements made on the same transistors than in Figure 7 and shows good agreement with the measured data. Note that, unlike for the transconductance, where we want to get the highest transconductance for a given current reached in WI, the output conductance should be minimized for a given current. It will be shown in Part 2 of this article that, even though the output conductance decreases in SI, the self-gain remains actually maximum in WI and simply equal to / 1 d v .
Parameter Extraction
The four parameters n, The VS parameter c m is extracted in Figure 11 10 -4 10 -3 10 -2 n = 1.22
10 -5 FIGURE 10: The extraction of the slope factor n and the specific current . Ispec
The most important small-signal parameter is without doubt the gate transconductance G m . 
Simplified Model Applied to FDSOI and FinFET
Although the simplified model described here was developed for transistors fabricated in a bulk CMOS process, it can also be used for transistors fabricated in an FDSOI process. D versus IC at high IC values, which is probably due to additional mobility reduction due to vertical field, the match between the model and the measured characteristics is surprisingly good.
The model was even tried with transistors coming from a 28-nm This article presents the simplified EKV model in saturation and shows that it can successfully model the large-and small-signal behavior over a wide range of bias.
FinFET process. Figure 13 shows the
versus IC measured on three different transistor lengths. Again, after proper parameter extraction, the model fits the measured data very well, despite its simplicity.
Conclusions
Analog designers usually like to use simple analytical transistor models to help them identify the optimum bias region in the overall design space where they can pick an initial point close to the optimum target by setting the bias and choosing the transistor size. Further optimization can then be conducted using circuit simulators with the full fetched compact model available in the design kit. Because of the down-scaling of the supply voltage inherent to advanced CMOS technologies, the operating points are pushed more and more toward moderate and even WI, where the standard quadratic model obviously doesn't hold anymore. A simple transistor model valid in all regions of operation from WI to SI is therefore required. This article presents the simplified EKV model in saturation and shows that, despite the very few number of parameters, it can successfully model the largeand small-signal behavior over a wide range of bias. The concept of inversion coefficient IC is first introduced to re place the overdrive voltage as the main design parameter covering the whole range of operating points from WI to SI across MI. IC is defined as the ratio of the drain current in saturation to the specific current Ispec . The latter is proportional to W/L and to the specific current per square Ispec4 , which is the most important process parameter for the analog designer. It is shown that the specific current can be extracted using a current reference circuit that provides a bias current that allows the inversion coefficient of a given transistor to be precisely set. This bias technique is limited by the transistor matching but is completely independent of the threshold voltage and its variations.
The simplified EKV charge-based model in saturation is then presented, and the I V characteristics measured in saturation on a long-and a shortchannel device is presented. Finally, it is concluded that the simplified EKV model can also be used for transistors from a FDSOI and FinFET 28-nm processes.
